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We argue that a hexagonal grid with simple intermediate nodes is a robust alternative 
to buffered clock trees typically used for clock distribution in VLSI circuits, multi-
core processors, and other applications that require accurate synchronization: Our HEX 
grid is Byzantine fault-tolerant, self-stabilizing, and seamlessly integrates with multiple 
synchronized clock sources, as used in multi-synchronous Globally Synchronous Locally 
Asynchronous (GALS) architectures. Moreover, HEX guarantees a small clock skew between 
neighbors even for wire delays that are only moderately balanced. We provide both a 
theoretical analysis of the worst-case skew and simulation results that demonstrate a very 
small average skew.
© 2016 The Authors. Published by Elsevier Inc. This is an open access article under the CC 
BY license (http://creativecommons.org/licenses/by/4.0/).
1. Introduction
Being able to distribute a synchronized clock signal to a large number of spatially distributed functional units is crucial 
for the synchronous design paradigm. In Very Large Scale Integration (VLSI) circuits, multi-core processors, and other hardware 
devices (as well as in master-slave-type network clock synchronization approaches like IEEE1588 [1]), this is accomplished 
by means of a clock tree, which distributes the clock signal supplied by a single clock source to all functional units attached 
as leaf nodes. Topologies that guarantee equal wire lengths from the root to the leaves are used to ensure that clock pulses 
arrive at all functional units (i.e., those making up a synchronous sub-system) simultaneously. Such topologies are, for 
example, H-trees,3 combined with carefully engineered wire geometries, clock signal regeneration buffers, etc. This must be 
achieved with a clock skew, i.e., maximum difference of the occurrence real-times of corresponding clock pulses at different 
functional units, well below half the clock cycle time: When a functional unit sends some data, say, on local clock count 
1000, the receiver is expected to receive and process the data when clock 1001 occurs according to its clock count.
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of the leaves (which is proportional to the die area), and the number of internal clock wires is linear in this number. As 
trees are planar graphs, it would (in principle) even be possible to route these links on a single interconnect layer.
These advantages come at a price, though: Elaborate clock tree engineering must ensure that the maximum delay dis-
crepancy remains below the acceptable clock skew, which is very diﬃcult for clock speeds in the GHz range [2–5]. Modern 
clock trees thus incorporate complex wire geometries and strong clock buffers, implying large area and power consump-
tion [6]. Moreover, mitigating the inevitable skews from disjoint root-leaf paths requires extended topologies, such as trees 
with cross-links, meshes and multi-level trees [5,7].
An even more serious issue with clock trees is lacking robustness, which also arises in applications where there are no se-
vere skew requirements. First of all, at the top level, a single clock source obviously constitutes a single point of failure. This 
is avoided by Globally Asynchronous Locally Synchronous (GALS) [8] architectures, where different parts of a chip are clocked 
by different clock sources and clock trees. However, using independent and hence unsynchronized clock domains gives 
away the advantages of global synchrony and thus requires non-synchronous cross-domain communication mechanisms or 
synchronizers [9–12]. Multi-synchronous clocking [13,14] (also called mesochronous clocking [15]), which guarantees some 
upper bound on the skew between clock domains, has been invented to avoid this. The resulting architectures can rely on 
a common time base, which is attractive not only for application programmers, but also for metastability-free high-speed 
communication between different clock domains [16].
Still, the problem of limited robustness of clock trees persists even in GALS architectures: If just one internal wire or clock 
buffer in a clock tree breaks, e.g., due to some manufacturing defect or breakdown [17], all the functional units supplied via 
the affected subtree will stop working correctly. Therefore, it is desirable to have fairly small clock trees in a GALS system, 
necessitating a large number of synchronized clock domains. Overcoming the fundamental scalability and robustness issues 
of clock trees hence introduces the new challenge of robustly establishing tight synchronization among a large number of 
clock domains.
Contribution
In this paper, we tackle this problem by proposing an alternative way for distributing a synchronized clock signal 
throughout an integrated circuit. Our approach, termed HEX, is based on a suﬃciently connected wiring topology, namely, 
a hexagonal grid.4 At each grid point, we place an (intermediate) node that controls when the clock pulses are forwarded 
to adjacent nodes and supplies the clock to nearby functional units, typically using a small local clock tree. It will turn out 
that HEX compares favorably to clock trees in most aspects.
In particular, with respect to robustness, our approach supports multiple synchronized clock sources, and tolerates Byzan-
tine failures of both clock sources and nodes. Its resilience to failures scales with the size of the grid, in the sense that it 
supports a constant density of isolated Byzantine nodes, and it can handle a larger number of more benign failures like 
broken wires, or mute clock sources and nodes. It is self-stabilizing [18], in the sense that it recovers from an arbitrary 
number of transient faults, despite persisting isolated Byzantine failures.
Furthermore, HEX has enticing properties with respect to the achievable skew between neighbors in the grid, which are 
typically the ones who need to communicate synchronously with each other. First, wires between HEX nodes are much 
shorter than in a clock tree: Assuming a constant spatial node density, the total number of nodes n = (s2) is proportional 
to the square of the width and height s of a quadratic grid.
As s = (√n), the wire length between neighbors in HEX is, with optimal layout (cf. Section 5), only (1). By contrast, 
the height of a clock tree is (logn) thus, even with optimal layout, their will be neighbors which are separated by a wire 
length of (
√
n). HEX hence neither requires strong clock buffers nor special wire geometries, so that the maximal differ-
ence ε of the end-to-end delays between neighbors in the grid could easily be kept small even by moderate engineering 
efforts.
Second, for a proper embedding of the HEX topology, physically close nodes are reasonably well-synchronized. It is 
well-known, e.g., from [19], that no deterministic clock synchronization algorithm can guarantee a worst-case skew between 
all pairs of nodes that is better than Dε/2, where D is the diameter of the underlying communication graph. Moreover, the 
gradient clock synchronization lower bounds established in [20] reveal that the skew between neighbors cannot be better 
than (ε log D). We will show that the neighbor skew provided by HEX is at most O(Dε2), where D is in fact the width 
of the grid. Depending on the number and severity of faults, this skew bound gracefully degrades.
Paper organization
After a short description of related work, the HEX topology and algorithm as well as the system model are introduced 
in Section 2. In Section 3, we provide a detailed analysis of the worst-case neighbor skew of HEX (Section 3.1), discuss 
the effect of faulty nodes on the skew (Section 3.2), and analyze the self-stabilizing properties of HEX (Section 3.3). As 
4 Note that clock distribution by means of our HEX grid is fundamentally different from using a clock mesh [5] for averaging out large clock skews among 
nearby leaf nodes.
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the complexity of the skew analysis explodes for an increasing number of faults, the detailed analysis in the case of a 
single Byzantine faulty node is provided in Appendix A. In Section 4, we provide the corresponding results of our extensive 
simulation experiments, which have been obtained via a custom Modelsim-based simulation and analysis framework. In 
Section 5, we discuss practical extensions of HEX, in particular, frequency multiplication and alternative grid topologies. 
Some conclusions and directions of future work in Section 6 complete the paper. A glossary of the notations used can be 
found on the last page of this paper.
Related work
Apart from the rich literature on clock tree engineering and extended topologies for skew reduction, see for example 
[2–7,17,21,22], we are not aware of much research on alternative clock distribution techniques. An exception is the work 
on distributed clock generation without local oscillators, which inherently also solves the problem of clock distribution. 
These approaches are essentially based on (distributed) ring oscillators, which are formed by gates arranged in a feedback 
loop. In [23], a regular structure of closed loops of an odd number of inverters is used for distributed clock generation. 
Similarly, [24,25] employ local pulse generation cells, arranged in a two-dimensional grid, with each cell inverting its output 
signal when its four inputs (from the up, down, left, and right neighbor) match the current clock output value. A more 
elaborate approach along the same lines uses an array of PLLs that are mutually synchronized among each other, using 
digital feedback exchanged across some (sparse) communication topology, like a grid [26–28]. To the best of our knowledge, 
none of these approaches has been analyzed for its fault-tolerance properties, not to speak of self-stabilization.
The only fault-tolerant clock generation approaches for multi-synchronous GALS systems known to us are the Byzantine 
fault-tolerant DARTS approach [29,30] and our self-stabilizing Byzantine fault-tolerant FATAL algorithm proposed in [31]. 
However, both approaches are complex and require a fully connected topology. Consequently, they are not useful for dis-
tributing a synchronized clock to a large number of functional units, but are rather suitable candidates for the clock sources 
required by our HEX grid.
2. Algorithm & topology
We consider a set of nodes executing a pulse generation and forwarding algorithm, which communicate by message 
passing over a communication network whose underlying undirected communication graph is a cylindric hexagonal grid.
Formally, the directed communication graph (V , E) of our HEX grid is deﬁned as follows (see Fig. 1): Letting L ∈N denote 
its length and W ∈N its width, the set of nodes V is the set of tuples (, i) ∈ [L +1] ×[W ]. Here, [L +1] := {0, . . . , L} denotes 
the row index set, referred to as layers, and [W ] := {0, . . . , W − 1} the column index set of the nodes in the grid. For each 
node (, i) ∈ V , 0 <  ∈ [L + 1], i ∈ [W ], the following links are in E: Incoming and outgoing links to neighboring nodes of 
the same layer, namely from (, i) to (, i − 1 modW ), called the left neighbor of (, i), and to (, i + 1 modW ), called the 
right neighbor (and vice versa from the left and the right neighbor to (, i)); (, i) also has incoming links from ( − 1, i), 
called its lower left neighbor, and ( − 1, i + 1 modW ), called its lower right neighbor. Hence, if (, i) is in a layer  ∈ [L], 
then it has outgoing links to ( +1, i −1 modW ), its upper left neighbor, and ( +1, i), its upper right neighbor. Fig. 1 depicts 
the structure of the resulting HEX grid and shows a node’s communication channels within the grid. The neighboring nodes 
of node (, i) form a hexagon, hence the name HEX grid. Due to the fact that column coordinates are modulo W , the HEX 
grid has a cylindric shape; we will discuss the issue of embedding a HEX grid on a chip in Section 5.
Each node of the grid runs an algorithm that can broadcast trigger messages (representing clock pulses) over its outgoing 
links, as well as receive trigger messages over its incoming links. Each fault-free link guarantees a communication delay (i.e., 
the time between sending and receiving a trigger message) within [d−, d+] ⊂ (0, ∞), where ε := d+ −d− . Having ε without 
any constraint, however, could render a few worst-case constructions (based on Deﬁnition 2) overly conservative. This can 
be avoided by the additional constraint ε ≤ d+/2, which guarantees a property similar to the triangle inequality. Each node 
further has access to a (possibly inaccurate) clock to measure timeouts.
Nodes at layer 0 are special as they act as primary clock sources, i.e., they execute a pulse generation algorithm like the 
one of [30,31] that generates synchronized and well-separated consecutive initial trigger messages. For each pulse number 
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upon receiving trigger message from neighbor do
memorize message for τ ∈ [T−link, T+link] time;
upon having memorized trigger messages from (left and lower left) or
(lower left and lower right) or (lower right and right) neighbors do
broadcast trigger message; // produce pulse
sleep for τ ∈ [T−sleep, T+sleep] time;
forget previously received trigger messages;
k ∈ N, the time between any (non-faulty) node in layer 0 generating its kth trigger message and another node in layer 
0 generating its (k + 1)th trigger message is suﬃciently large. The precise meaning of “suﬃciently large” depends on the 
desired fault-tolerance properties; we will elaborate on this in Section 3.3. Note that it is desirable to keep the maximal 
time between pulses small in order to guarantee a high operating frequency.
Nodes at layers larger than 0 run the HEX pulse forwarding algorithm speciﬁed in Algorithm 1. Basically, nodes forward 
pulse k once they received trigger messages for pulse k from two adjacent neighbors. Since clock pulses and trigger messages 
carry no information beside their occurrence, care must be taken in order not to generate multiple trigger messages for a 
single pulse. The simple solution we use here relies on a suﬃciently large separation between the kth and (k + 1)th pulse 
(for each k), which relieves us from locally keeping track of pulse counts. For each link, a node memorizes a received trigger 
message only for some time between T−link and T
+
link , T
+
link ≥ T−link , where the slack T+link − T−link accounts for inaccurate 
local timers, and then forgets the reception of the message by clearing the memory ﬂag associated with the link. After 
having forwarded its pulse, a node goes to sleep (i.e., will not locally trigger further pulses) for some time between T−sleep
and T+sleep ≥ T−sleep . Upon waking up, it clears all its memory ﬂags. Note that there would be no need for the individual 
link timeout mechanism ([T−link, T+link]) described above if the algorithm always started from a properly initialized state. It 
is required, however, for also guaranteeing self-stabilization from arbitrary states in the presence of persistent Byzantine 
faults.
The precise conditions for T−link and T
−
sleep follow from the analysis and are discussed in Section 3.3. Due to its simplicity, 
Algorithm 1 can easily be implemented by means of an asynchronous state machine, see Fig. 7a in Section 4.
3. Skew & resilience analysis
In this section, we analyze skew and fault-tolerance properties of the HEX algorithm in the topology presented in the 
previous section. Recall that nodes in layer 0 generate synchronized pulses, which the nodes in higher layers just propagate 
upwards; this results in a “pulse wave” as depicted in Fig. 8. By t(k)
,i , we denote the triggering time of node (, i), i.e., the 
time when it forwards the kth pulse of the grid. Generally, we will use superscript (k) to denote variables associated with 
the kth pulse.
3.1. The fault-free case
We will now analyze the propagation of a single pulse wave,5 assuming that the constraints (C1) and (C2) below are 
satisﬁed and no nodes are faulty. In a nutshell, our constraints ensure that, initially, all nodes have cleared their memory 
ﬂags and are waiting for the next pulse generated by the nodes in layer 0.
(C1) T−link is suﬃciently large so that no trigger message from a neighbor is “forgotten” before the corresponding message 
from another neighbor arrives. Thus we can be sure that a node which is not sleeping will be triggered by a wave.
(C2) T−sleep , T
+
sleep , and the time between pulses (controlled by the layer 0 nodes) are large enough so that (i) every node 
will be triggered at most once per wave and (ii) no node sleeps when the next wave arrives.
Speciﬁc values for the parameters that ensure (C1) and (C2) will be given in Section 3.3.
We ﬁrst introduce the concept of “left zig-zag paths”, which will play an essential role in bounding the worst-case 
triggering times of adjacent nodes in a single pulse wave.
Deﬁnition 1 (Causal links and paths). A node is left-triggered/centrally triggered/right-triggered in a given execution, if the 
satisﬁed guard from Algorithm 1 causing the node to trigger is having received trigger messages from the left and lower 
left/lower left and lower right/lower right and right neighbors, respectively. In each case both of the respective links are causal. 
A causal path consists of causal links only.
5 To keep the notation simple, we will drop the superscript (k) indicating the pulse number during this section.
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is left-triggered, the links ((, i − 1), (, i)) and (( − 1, i), (, i)) are causal, while ((, i + 1), (, i)), (( − 1, i + 1), (, i)) are 
not.
The following deﬁnition backtraces a sequence of causal links from a given destination node, either to the node in layer 
0 starting the causal chain or to some speciﬁc column of interest. Note that this can be done for any destination node in a 
given execution.
Deﬁnition 2 (Left zig-zag paths). Given are a layer 0 <  ∈ [L +1] and column indices i, i′ ∈ [W ], i < i′ .6 The causal left zig-zag 
path pi
′→(,i)
left is composed of rightward links ((
′, j − 1), (′, j)) and up-left links ((′ − 1, j + 1), (′, j)). It is inductively 
deﬁned as follows. We start with the 0-length path ((, i)). Suppose that in some step of the construction the current 
path originates at node (′, j) with ′ > 0. If (′, j) is left-triggered, we extend the path by adding the rightward link 
((′, j − 1), (′, j)) as ﬁrst link (and (′, j − 1) as its origin). Otherwise, the up-left link ((′ − 1, j + 1), (′, j)) is causal and 
can be added as preﬁx to the path (and (′ − 1, j + 1) as its origin). In the case of adding an up-left link the construction 
terminates if either (i) j + 1 = i′ and the path now contains more up-left than rightward links (we will call pi′→(,i)left a 
triangular path in this case) or (ii) ′ − 1 = 0 and j + 1 arbitrary (a non-triangular path).
The following simple facts about left zig-zag paths follow almost immediately from their deﬁnition.
Lemma 1. Every left zig-zag path pi
′→(,i)
left constructed according to Deﬁnition 2 is ﬁnite. If p
i′→(,i)
left is a triangular path and starts at 
(′, i′), for some 0 ≤ ′ < , then each of its preﬁxes π is also a triangular path.
Proof. Since causal paths are acyclic, there must be fewer than W left links before the construction goes down one layer; 
the ﬁniteness of  hence implies the ﬁniteness of pi
′→(,i)
left . Now assume that some preﬁx π of a triangular path p
i′→(,i)
left
starting at (′, i′) is not a triangular path, i.e., has at least as many rightward links than up-left ones. Then, the suﬃx of π
must start in (′′, i′′) with i′′ ≥ i′ , and must have more up-left links than rightward ones. Since the suﬃx must hence cross 
column i′ from right to left, the construction of Deﬁnition 2 would already have terminated here. 
We now provide a very important technical lemma, which reveals a connection between the triggering times of two 
nodes (, i) and (, i + 1) at the same layer : If the left node is the end of a left zig-zag triangular path starting at node 
(′, i′) and has a distance of r > 0 columns to the right node, the latter cannot trigger later than the left node plus a 
time offset of at most rd− + ( − ′)ε. Note that we assume here that i′ −  ≥ 0, i.e., that W is large enough such that no 
wrap-around occurs. The bound provided by Lemma 2 also holds in the general case, but then it may not be tight.
Lemma 2. Suppose that path π is a preﬁx of some left zig-zag triangular path pi
′→(′′,i′′)
left , and that π starts at node (
′, i′) and 
ends at node (, i) with  > 0. Let r > 0 be the number of up-left links minus the number of rightward links along π . Then t,i′ ≤
t,i + rd− + ( − ′)ε.
Proof. By Lemma 1, π is a triangular path and hence indeed r > 0. For simplicity of our arguments, we set ′ = 0 (i.e., we 
shift all layer indices by ′ and the new value of  now represents  − ′) and assume that i′ −  ≥ 0, i.e., that W is large 
enough such that no wrap-around occurs within the triangle.7 Consequently, we only need to consider the set S of nodes 
in the triangle with corners (0, i′), (, i′ − ), and (, i′) shown in Fig. 2.
Observe that pi
′→(′′,i′′)
left starts at the lower corner of the triangle and the preﬁx π never leaves it. By induction on the 
kth left-diagonal (k, i′), . . . , (, i′ − ( − k)) (for k ∈ [ + 1]) of the triangle, we will prove that each node p that is both on 
the diagonal k and either on π or to the right of π is triggered at the latest at time
tp ≤ t,i − ( − r)d− + kd+. (1)
Since (, i′) is on diagonal , this implies t,i′ ≤ t,i + rd− + ε. Undoing the initial index shift (i.e., replacing  by  − ′), the 
claim of the lemma follows.
6 Recall that column indices are implicitly taken modW , so in principle we would have to account for this in the deﬁnition. However, in our proofs 
we will exploit the translation and mirror symmetry of the grid w.r.t. column indices so that we can always assume that i < i′ , avoiding more involved 
notations. For example, if i = W − 1, then some node in the column to the right (which has column index 0) is considered as having index i′ = W .
7 Our proof also holds for the general case, though, provided (i) one just neglects the fact that some of the index pairs may actually refer to the 
same node (which does not affect our argument) and that (ii) certain left zig-zag paths in our construction cannot occur (which may lead to an overly 
conservative bound).
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First, we show directly that Eq. (1) holds for each node p on π : Observe that node (, i) is on diagonal ( − r). Hence, 
a node p that is h hops from (, i) on π must be on a diagonal k ≥ ( − r) − h. Since pi′→(′′,i′′)left is causal, it follows that
tp ≤ t,i − hd− ≤ t,i − (− r)d− + kd− ≤ t,i − ( − r)d− + kd+, (2)
showing the statement for nodes on π .
Note that all nodes on diagonal 0 are either on or to the left of π , hence we already covered the induction anchor at 
k = 0. For the induction step from k to k + 1, observe that any node will be left-triggered within at most d+ time once both 
its left and lower-left neighbors are triggered. For any node p on the (k + 1)th diagonal that is strictly to the right of π , its 
left and lower-left neighbor are on the diagonal k of S and either on π or to the right of π . The statement for diagonal k
thus implies tp ≤ t,i − ( − r)d− +kd+ +d+ as required. On the other hand, nodes lying on π are covered by Eq. (2), which 
completes the induction step. 
In the following deﬁnition, we will introduce the different notions related to the skew between nodes. Besides the max-
imum (unsigned) intra-layer skew of neighboring nodes at the same layer and the (signed) maximum inter-layer skew w.r.t. 
the layer below, we also deﬁne the skew potential of layer . Informally, the latter provides a measure for the adversary’s 
ability to exploit the existing skew of the nodes in layer  to increase the skew of neighboring nodes in layer  + 1. By this, 
we mean that the adversary can, in the worst case, force a node at layer  + 1 to left-trigger strictly before it is centrally 
triggered by its layer- neighbors. It is not too diﬃcult to prove8 that this is only possible if the skew between neighbors at 
layer  is strictly larger than d− . Hence, we deﬁne the skew potential below in a way that results in a positive value only 
in the latter case.
Deﬁnition 3 (Distance, skew, and skew potential). For i, j ∈Z, let d := i − j modW and deﬁne the cyclic distance as |i − j|W :=
min{d, W − d}. For  ∈ [L + 1], we deﬁne
(i) the intra-layer skew of layer  as σ := maxi∈[W ]{|t,i − t,i+1|},
(ii) the skew potential on layer  as 	 := maxi, j∈[W ]{t,i − t, j − |i − j|Wd−}.
For  ∈ [L + 1] \ {0}, we deﬁne
(iii) the inter-layer skew of layer  as σˆ := maxi∈[W ]{t,i − t−1,i, t,i − t−1,i+1}.
Note that every pair of nodes i, j occurs twice (as i, j and j, i) in the max-term of the skew potential in (ii) above, 
which implies that only a non-negative time difference can determine 	 . Moreover, as j = i is not excluded, we always 
have 	 ≥ 0.
We ﬁrst prove a weak bound on the maximal skew at the upper layers that holds independently of the initial skew 
potential 	0. Note that this result implies tolerance of HEX against arbitrary layer 0 skews, at the expense of “losing” layers 
 ∈ [W − 2]. This behavior is also clearly visible in the simulation results shown in Figs. 9 and 12.
Lemma 3. For W > 2 and all  ∈ {W − 2, . . . , L}, 	 ≤ 2(W − 2)ε.
Proof. Consider any ﬁxed i, i′ ∈ [W ], i < i′ (wrap-around cases are symmetrical) and assume that  = W − 2; we will argue 
later on why the proof below also covers  > W − 2. We distinguish two cases.
8 In fact, this proof is embedded in the proof of Lemma 4. In a nutshell, it shows that such an early left-triggering would only be possible if the left 
neighbor itself was early left-triggered as well. By continuing this argument inductively over the entire layer, a left neighbor will eventually be reached that 
cannot be left-triggered, which provides the required contradiction.
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symbolize the trigger messages that will be sent by time t0 + d+ . The black wiggly lines resp. the gray solid ones represent (some) trigger messages that 
will be sent by time t0 + 2d+ resp. t0 + 3d+ .
Case 1. pi
′→(,i)
left starts at node (
′, i′) for some ′ ∈ {1, . . . ,  − 1}. Then, by Lemma 2,
t,i′ ≤ t,i + (i′ − i)d− + (− ′)ε ≤ t,i + (i′ − i)d− + ε.
Case 2. pi
′→(,i)
left starts at node (0, j), j ∈ [W ]. Then the path has length at least 2 − (i′ − i), since at least  up-left and 
 − (i′ − i) right links are required for the path to originate at layer 0. Denote by t0 the earliest time when a pair of 
two adjacent nodes in layer 0 are both triggered. Clearly, the kth node on pi
′→(,i)
left , k ≥ 2, cannot be triggered before time 
t0 + (k − 1)d− because it is connected by a causal path of length k − 1 to a layer-0 node that is triggered at or after time t0. 
Hence, t,i ≥ t0 + (2 − (i′ − i))d− and thus
t,i ≥ t0 + (2(W − 2)− (i′ − i))d−. (3)
Denote by (0, j) a node with max{t0, j, t0, j+1} = t0; by the deﬁnition of t0, such a node exists. We claim that all nodes in 
layer W − 2 are triggered no later than time t0 + 2(W − 2)d+ . This follows by induction on the layers λ ∈ [W − 1], where 
the hypothesis is that all nodes (λ, j − λ), (λ, j − λ + 1), . . . , (λ, j + 1) are triggered until time t0 + 2λd+; an illustration of 
the ﬁrst layers is shown in Fig. 3. Since in layer λ these are 2 + λ nodes, i.e., all W nodes in layer W − 2, this will prove 
the claim of our lemma.
By the deﬁnition of t0, the induction hypothesis holds for λ = 0. To perform the step from λ to λ + 1, observe that all 
nodes (λ +1, j −λ), (λ +1, j −λ +1), . . . , (λ +1, j) are triggered no later than time t0 + (2λ +1)d+ , since by the hypothesis 
their lower left and lower right neighbors are triggered at least d+ before that time. Until time t0 + 2(λ + 1)d+ , nodes 
(λ + 1, j − (λ + 1)) resp. (λ + 1, j + 1) must also follow since they are right- resp. left-triggered (if not triggered differently 
before), which completes the induction.
The result of our induction proof implies t,i′ ≤ t0 + 2(W − 2)d+ and hence, by using Eq. (3),
t,i′ − t,i ≤ (i′ − i)d− + 2(W − 2)ε.
Overall, since i and i′ > i were arbitrary, from the two cases and the symmetry properties of the grid, we conclude that 
	 =maxi,i′∈[W ]{t,i′ − t,i − |i′ − i|Wd−} ≤ 2(W − 2)ε, as claimed.
Finally, since the above proof did not require any speciﬁc property to be respected by layer 0 nodes, it also applies 
literally if we replace layer W − 2 by  and layer 0 by layer  − W + 2. This concludes the proof of Lemma 3. 
Next, we derive more reﬁned bounds on the intra-layer skew between two neighboring nodes at the same layer  > 0: In 
contrast to Lemma 3, we now take the maximal skew in previous layers into account. Unfortunately, its proof is complicated 
by the fact that we need to distinguish three different cases that might lead to the worst-cast skew s,i between nodes 
(, i) and (, i +1). They depend on whether the skew sλ,i of the corresponding nodes (λ, i) and (λ, i +1) at some (suitably 
chosen) layer λ is sλ,i ≤ d+ (Case 1) or else sλ,i > d+ (Cases 2 and 3).
Informally, Case 1 is characterized by a V-shaped growth of the worst-case skew: Our detailed proof will show that sλ,i
increases a most by ε with every layer. By contrast, in the other cases, the nodes (λ, i) and (λ, i + 1) at layer λ are already 
“torn apart”. The worst-case skew in this case is determined by a left zig-zag path pi+1→(,i)left that causes t,i to be as small 
as possible on the one hand, and a “slow” causal path ending at (λ, i +1) that makes t,i+1 as large as possible on the other 
hand. Cases 2 and 3 are distinguished according to the two possibilities where pi+1→(,i)left can start here: Case 2 applies 
when it originates at some node (0, j0) with j0 = i + 1, whereas Case 3 is characterized by a triangular path starting at 
(′, i + 1).
Lemma 4. For all 0 ∈ [L] and  ∈ {0 + 1, . . . , L}, it holds for each i ∈ [W ] that
|t,i − t,i+1| ≤ d+ +
⌈
(− 0)ε
d+
⌉
ε +	0 .
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Proof. Fix some value of  ≥ 1 and assume, without loss of generality, that 0 = 0. To simplify our arguments, we also 
assume t,i < t,i+1 (as the other cases are symmetric, this is suﬃcient).
Deﬁne λ0 := d−/d+, which maximizes λ0 under the constraint that λ0d+ ≤ d− . Thus, a “slow” chain of trigger 
messages will complete λ0 hops within the time a “fast” chain requires for  hops. We obtain
− λ0 = −
⌊
d−
d+
⌋
=
⌈
ε
d+
⌉
; (4)
recall that −x = −x.
We distinguish three cases:
Case 1. V-shaped skews (Fig. 4a): tλ,i+1 ≤ tλ,i + d+ for some λ ≥ λ0. We choose λ maximal with this property, so that 
tλ′,i+1 > tλ′,i +d+ for all λ′ ∈ {λ +1, . . . , }. Notice that this implies that, for all such λ′ , node (λ′, i) cannot be right-triggered, 
as the links ((λ′, i + 1), (λ′, i)) cannot be causal. Hence, all links ((λ′ − 1, i), (λ′, i)) must be causal in this case. By induction 
on λ′ , we can thus infer t,i ≥ tλ,i + ( − λ)d− .
Furthermore, tλ′,i+1 > tλ′,i +d+ ensures that the trigger message from (λ′, i) to (λ′, i + 1) arrives well before time tλ′,i+1. 
Thus, node (λ′, i + 1) will be triggered at the latest when the trigger message from its lower left neighbor (λ′ − 1, i + 1)
arrives. Again by induction on λ′ , we infer that t,i+1 ≤ tλ,i+1 + ( − λ)d+ , and hence
t,i+1 ≤ tλ,i + (− λ+ 1)d+. (5)
Combining these bounds and applying Eq. (4), we obtain
t,i+1 − t,i ≤ (− λ)ε + d+ ≤ d+ +
⌈
ε
d+
⌉
ε.
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j0 = i + 1. If pi+1→(,i)left contained more left-up links than rightward links, it would contain a subpath originating at a node 
in column i + 1 that also would have more left-up than rightward links. This is not possible, since then the construction 
would have terminated at this node, either resulting in the path originating at a layer ′ > 0 or at node (0, i + 1). Hence 
pi+1→(,i)left is of length 2 + r for some r ≥ 0 and j0 = i − rmodW .
For all indices j ∈ {i + 1, i + 2, . . . , i + 1 + λ0}, we have that | j − j0|W ≤ j − i + r, and hence, by deﬁnition of the skew 
potential, also
t0, j − t0, j0 = t0, j − t0, j0 − | j − j0|Wd− + | j − j0|Wd− ≤ 	0 + | j − j0|Wd− ≤ 	0 + (λ0 + r + 1)d−.
Recalling the length of pi+1→(,i)left established above, we obtain that
t,i ≥ t0, j0 + (2+ r)d−
≥ t0, j −	0 − (λ0 + r + 1)d− + (2+ r)d−
= t0, j −	0 + (2− λ0 − 1)d−. (6)
Moreover, by induction on λ ∈ {0, . . . , λ0}, it follows that all nodes (λ, j′) ∈ {(λ, i + 1), . . . , (λ, (i + 1 + λ0 − λ) modW )} are 
triggered at time tλ, j′ ≤maxi< j≤i+λ0+1{t0, j} + λd+ . Plugging in Eq. (6) implies
tλ, j′ ≤ t,i +	0 − (2− λ0 − 1)d− + λd+ (7)
and hence
tλ0,i+1 ≤ t,i +	0 − (2− λ0 − 1)d− + λ0d+ ≤ t,i +	0 − (− λ0 − 1)d−;
the second inequality holds by the deﬁnition of λ0, which implies λ0d+ ≤ d− .
Since Case 1 does not apply, we have tλ,i+1 > tλ,i + d+ for all λ0 ≤ λ ≤ . We can hence use the same argument as used 
for deriving Eq. (5) to show that t,i+1 ≤ tλ0,i+1 + ( − λ0)d+ . It follows that
t,i+1 ≤ tλ0,i+1 + (− λ0)d+ ≤ t,i + d− + (− λ0)ε +	0 = t,i + d− +
⌈
ε
d+
⌉
ε +	0,
where the last equality follows from Eq. (4).
Case 3. Non-V-shaped skews, triangular (Fig. 4b): Neither Case 1 nor Case 2 apply. In this case, tλ,i+1 > tλ,i + d+ for all 
λ ∈ {λ0, . . . , }, and pi+1→(,i)left is a triangular path starting at node (′, i + 1) for some ′ < λ0 − 1: By construction, the 
ﬁrst (causal) link of pi+1→(,i)left is ((
′, i + 1), (′ + 1, i)), implying that node (′ + 1, i + 1) is triggered no later than time 
t′+1,i + d+ =max{t′,i+1 + d+, t′+1,i + d+}. Hence, since Case 1 does not apply, we must indeed have ′ + 1 < λ0.
Let (λ0, j0) be the last node on the causal path p
i+1→(,i)
left that is still in layer λ0. Observe that j0 + r − u = i, where r
(resp. u) is the number of rightward (resp. up-left) hops of pi+1→(,i)left after (λ0, j0). We apply Lemma 2 to the preﬁx π of 
pi+1→(,i)left ending at (λ0, j0), i.e., set i := j0, i′ = i + 1 and r := i + 1 − j0 in this lemma, which yields
tλ0,i+1 ≤ tλ0, j0 + (i + 1− j0)d− + (λ0 − ′)ε.
Since Case 1 does not apply, we can use the same induction as used before Eq. (5) to prove that t,i+1 ≤ tλ0,i+1 + ( −λ0)d+ . 
We thus obtain
t,i+1 ≤ tλ0, j0 + (i + 1− j0)d− + (λ0 − ′)ε + (− λ0)d+
= tλ0, j0 + ( − λ0 + i + 1− j0)d− + ( − ′)ε.
By construction, pi+1→(,i)left is of length 2( −′) −1 and its preﬁx ending at node (λ0, j0) is of length 2(λ0−′) − (i +1 − j0). 
Therefore, the length of the suﬃx of pi+1→(,i)left starting at (λ0, j0) is 2( − λ0) + (i − j0). As this suﬃx is a causal path, we 
have
t,i ≥ tλ0, j0 + (2(− λ0)+ (i − j0))d−.
Altogether, we arrive at
t,i+1 − t,i ≤ (− ′)ε − ( − λ0 − 1)d−
≤ ε −
(
ε
+ − 1
)
d−d
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essential central part of the grid, we introduced a barrier of “dead” nodes in column 16. Nodes in and left of column 8 are left-triggered (except for the 
“ﬂat” region) with minimal delays of d− . Nodes in and right of column 9 are slow due to large delays of d+ and large initial skews in parts of layer 0.
= d− + ε
2
d+
≤ d+ +
⌈
ε
d+
⌉
ε
according to Eq. (4).
Since the claimed bound holds in each of the (exhaustive) cases considered, the proof of Lemma 4 is completed. 
We remark that it is possible to construct, by deterministically choosing appropriate link delays, worst-case executions 
that almost match the bounds established in Lemma 4; an example is shown in Fig. 5.
In the proof of Lemma 4, in particular, in Case 2 (Fig. 4c), we silently assumed that the starting node (0, j0) of 
the left zig-zag path pi+1→(,i)left on the left side does not “collide” (due to a wrap-around) with one of the slow nodes 
(0, i + 1), . . . , (0, i + λ0 + 1) on the right side. Whereas this is reasonable for wide grids, this is not realistic if W is small. 
Considering such a collision prohibits some of the worst-case scenarios considered, and hence possibly makes the worst-
case skew result provided by Lemma 4 overly conservative. We therefore provide the following corollary, which takes this 
width constraint into account.
Corollary 1. Set δ := d−/2 − ε. For each layer  ∈ {W , . . . , L} and all i ∈ [W ], it holds that
|t,i − t,i+1| ≤max
{
d+ +
⌈
W ε
d+
⌉
ε,	−W + d+ − W δ
}
.
Proof. The proof is mostly analogous to the one of Lemma 4, with 0 resp. 	0 replaced by  − W resp. 	−W . Case 2 
needs a slightly different treatment, though, by assuming w.l.o.g.  = W and recomputing the bound Eq. (6) for all indices 
j ∈ {i + 1, i + 2, . . . , i + λ0 + 1} as
t,i ≥ t0, j −	0 − | j − j0|Wd− + (2+ r)d− ≥ t0, j −	0 + 3d
−
2
,
where we conservatively set r = 0 and exploit that | j − j0|W ≤ W /2 = /2 in the second step. The analogon of Eq. (7) in 
the proof of Lemma 4, for λ ∈ {0, . . . , λ0} and (λ, j′) ∈ {(λ, i + 1), . . . , (λ, (i + 1 + λ0 − λ) modW )}, hence reads
tλ, j′ ≤ t,i +	0 − 3d
−
2
+ λd+
and thus leads to
tλ0,i+1 ≤ t,i +	0 −
3d−
2
+ λ0d+ ≤ t,i +	0 − d
−
2
,
where we used that λ0d+ ≤ d− by the deﬁnition of λ0. Finally, re-using the result t,i+1 ≤ tλ0,i+1 + ( − λ0)d+ from the 
proof of Lemma 4, we arrive at
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−
2
≤ t,i +	0 + ε + d+ − d
−
2
= t,i +	0 + d+ − W δ,
where we used Eq. (4) to derive the second inequality.
Checking the bounds from Case 1 and Case 3 in Lemma 4, we see that they are smaller or equal to the left term in the 
maximum on the right hand side of the claimed bound. The bound for the differently treated Case 2 matches the right term 
in the maximum. 
We are now ready to derive our main result, namely, bounds on the worst-case skews between neighbors.
Theorem 1 (Skew bounds—fault-free case). Suppose that ε ≤ d+/7. If 	0 = 0, then the intra-layer skew σ (recall Deﬁnition 3) is 
uniformly bounded by d+ + W ε/d+ε for any  ∈ [L + 1]. In the general case,
∀ ∈ {1, . . . ,2W − 3} : σ ≤ d+ + 2W ε2/d+ +	0.
∀ ∈ {2W − 2, . . . , L} : σ ≤ d+ + W ε/d+ε.
The inter-layer skew of layer  ∈ [L + 1] \ {0}, for all i ∈ [W ], is determined by
t−1,i − σ−1 + d− ≤ t,i ≤ t−1,i + σ−1 + d+ and
t−1,i+1 − σ−1 + d− ≤ t,i ≤ t−1,i+1 + σ−1 + d+.
Proof. Assume ﬁrst that 	0 = 0. For the sake of the argument, imagine that the HEX grid would start at layer −(W − 1), 
where for all i ∈ [W ] and all  ∈ {−(W − 1), . . . , 0} we would have that t,i = d+ . Clearly, starting from any execution on 
the actual grid, this would result in a feasible execution on the extended grid if we choose all link delays on the imagined 
links to be d+ . It follows that 	 = 0 for all  ∈ {−(W − 1), . . . , 0}. From Lemma 3, we obtain that 	 ≤ 2(W − 2)ε for all 
 ∈ {1, . . . , L} (since we have negative layer indices until −(W − 1), the lemma also applies to layers 1, . . . , W − 3). Now we 
apply Corollary 1 to all layers  ∈ {1, . . . , L}, yielding that
σ ≤max
{
d+ +
⌈
W ε
d+
⌉
ε,W (2ε − δ)+ d+
}
. (8)
Since ε ≤ d+/7, we have d− ≥ 6d+/7 and δ ≥ 2d+/7 and thus 2ε − δ ≤ 0; the maximum in Eq. (8) is hence dominated by 
the ﬁrst term. This proves the ﬁrst statement.
Now consider the case where 	0 is arbitrary. The bound on σ for  ∈ {1, . . . , 2W − 3} follows from Lemma 4. For 
 ≥ 2W − 2, observe ﬁrst that we can apply Lemma 3 to all layers  ∈ {W − 2, . . . , L}. Hence the same bound as in the 
previous case holds due to Corollary 1 applied to layers  ∈ {2W − 2, . . . , L}.
The third inequality of the theorem holds since
t−1,i − σ−1 + d− ≤ min{t−1,i, t−1,i+1} + d− ≤ t,i ≤max{t−1,i, t−1,i+1} + d+ ≤ t−1,i + σ−1 + d+;
the last inequality is proved analogously. 
3.2. Byzantine faults
We now extend the analysis from the fault-free case to the case of some faulty nodes in the grid. We still conﬁne our 
examination to a single pulse; we will show later that the necessary preconditions for this type of analysis will eventually 
be satisﬁed, no matter what the initial states of the nodes are.
Since the communication structure of our algorithm is extremely simple, it is not diﬃcult to understand the “options” 
of Byzantine nodes for disrupting the system’s operation within a single pulse, given that all correct nodes have cleared 
their memory and await the next pulse. If faulty nodes have the possibility to cause a correct node to generate a “false” 
pulse (i.e., to trigger without the immediate support of other correct nodes) this will clearly break our protocol: Once this 
happens, this will cause a chain reaction distributing the false pulse just like a correct one.
A similar problem arises if a correct node (, i) has a second faulty neighbor (even if it is just a crash fault) and the 
two faults are not the left and right neighbors. If both faulty neighbors omit to send trigger messages, the node is not 
going to be triggered. However, if a Byzantine neighbor does send a trigger message, at some time after (, i) has received 
a trigger message from another neighbor, but before the respective link timeout expires, it is immediately triggered. Hence, 
a Byzantine node can trigger (, i) late in this case, again creating a “false” pulse.
Finally, if both the left and right neighbors of correct nodes may fail, we could have every second node in an entire layer 
failing, which would prevent the propagation of pulses if these nodes do not send messages. With these issues in mind, we 
arrive at the following suﬃcient condition for triggering all nodes exactly once per pulse.
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Condition 1 (Fault separation). For each node, no more than one of its incoming links connects to a faulty neighbor.
This condition is equivalent to declaring, for each faulty node, all other nodes that are in-neighbors of some node who has 
the faulty node as its in-neighbor (i.e., up to 12) as “forbidden region” for additional faults. If we place f faults uniformly 
at random in a grid of n := W × (L + 1) nodes, the probability that this condition is satisﬁed for all faulty nodes is bounded 
from below by (
(n
f
)
f !)−1 f−1i=0 (n − 13i) > (1 − 13( f − 1)/n) f . In expectation, a uniformly random subset of (
√
n) nodes 
may hence fail before it becomes violated.
We use the following deﬁnition to summarize skews.
Deﬁnition 4. For  ∈ [L + 1] \ {0}, we say that layer  has skew at most σ if, for any two correct neighbors (, i) and (′, i′), 
|t,i − t′,i′ | ≤ σ with  − 1 ≤ ′ ≤ , and layer  − 1 has skew at most σ . The skew for layer 0 is given by the used clock 
generation scheme. If layer L has skew at most σ (i.e., any two correct neighbors have skew at most σ ) we say that the 
pulse has skew at most σ .
If Condition 1 is satisﬁed and all correct nodes have cleared all memory ﬂags before a pulse arrives, it is straightforward 
to derive a (fairly coarse) skew bound.
Lemma 5. Suppose all correct nodes in layer 0 send trigger messages during [tmin, tmax], Condition 1 holds, and no correct node in any 
layer ′ ∈ [ + 1], where  ∈ [L + 1], memorizes a trigger message from another correct node or is sleeping at time tmin + ′d− . With 
f ≤ f denoting the number of layers ′ ∈ [] containing some faulty node, all correct nodes on layer  are triggered at times within 
[tmin + d−, tmax + ( + f)d+]. In particular, the pulse has skew at most σ( f ) < tmax − tmin + εL + f d+ .
Proof. By induction on . Clearly the statement is true for  = 0. The step is trivial for the lower bound, since Condition 1
implies that each node needs to receive a trigger message from a correct neighbor to be triggered, which is delayed by at 
least d− time. If the upper bound is satisﬁed for  ∈ [L] and all nodes in layer  are correct, certainly all nodes in layer  +1
are triggered within d+ time. If there is a faulty node in layer , the upper bound allows for 2d+ time for all nodes on layer 
 + 1 to be triggered. If a correct node on layer  + 1 has a faulty neighbor on layer , Condition 1 necessitates that either 
its right or its left neighbor is correct and has only correct neighbors on layer ; the claim hence follows, as the node will 
be left- or right-triggered within 2d+ time. 
This lemma shows that even in the presence of multiple faults the time to complete a pulse increases only moderately. 
Thus, increasing the time between pulses (originating from layer 0) accordingly will maintain a clean separation of pulses.
While Lemma 5 guarantees bounded skew and suggests that actually σ( f ) = σ +O( f d+), where σ is the fault-free 
layer  intra-layer skew given in Theorem 1, a more detailed reasoning is required to prove such a bound. Unfortunately, 
the number of cases that needs to be considered in a formal proof explodes quickly. A large number of cases needed to be 
examined already in the fault-free case, and dealing with just a single fault became suﬃciently tedious for being relegated 
to Appendix A. Informally, the reasoning employs the following arguments: For a Byzantine faulty node, there are only 
two options for increasing the skew between neighbors: (i) “shortcut” a causal path to the fast node and (ii) refrain from 
triggering nodes to inhibit the propagation of the pulse to the slow node.
Dealing with (i) is straightforward: If during the construction of a causal path we run into a Byzantine node, we follow 
the other incoming causal link of the predecessor node instead, thereby avoiding the Byzantine node, and resume the 
construction. This is particularly simple for the left zig-zag paths used in Cases 2 and 3 of Lemma 4; see Fig. 6 for an 
example of how this might look like, where the faulty node is located at ( − 1, j0). When dealing with (ii), the situation is 
similar. Instead of circumventing faulty nodes in the construction of a causal path, we now need to avoid relying on them 
to trigger correct nodes. Fig. 6 also gives an example for this, for a faulty node at (1, i + 1). Consult Appendix A for the 
detailed discussion of these (and similar) cases.
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neighbors. In a setting where delays are random, it seems unlikely that the elaborate patterns required for large skews will 
arise, in particular if faults are not in close vicinity of each other. The simulations in Section 4 support this view, showing 
moderate increase of skews despite a signiﬁcant number of faults.
We point out that crash failures, where nodes simply cease operating, are more benign. Instead of breaking the entire 
system, two adjacent crash failures on some layer just effectively crash their common neighbor in the layer above and affect 
the skews of surrounding nodes. We refer to [32] for simulations concerning crash faults.
3.3. Self-stabilization
Self-stabilization is the ability of the system to recover from an unbounded number of transient faults [18], which may 
put the system into an arbitrarily erroneous state. When transient faults cease, the system will resume normal operation 
within a bounded stabilization time—ideally even in the presence of a bounded number of persistent faults. In this section, 
we will show that HEX is self-stabilizing even in the presence of up to f Byzantine faulty nodes that satisfy Condition 1; 
under the assumption that correct nodes faithfully execute the HEX algorithm, the pulse generation will eventually work as 
speciﬁed in Lemma 5, even when all nodes start from arbitrary internal states. Note that this can also be guaranteed for the 
pulse generation at layer 0, by using a self-stabilizing and Byzantine fault-tolerant algorithm like FATAL+ [31]; the details 
are outside the scope of this paper, however.
The analysis in Section 3.1 assumed that T−link , T
−
sleep , and the time between pulses are suﬃciently large for all correct 
nodes to clear their memory and complete their sleeping period before the next pulse arrives. In the previous section, we 
argued that faulty nodes have an adverse, but bounded, effect on the skew and the time to complete a pulse. To ensure 
self-stabilization, we account for this by some additional slack in the time between the kth and (k + 1)th pulses, enabling 
nodes to reach consistent states even when the initial states are arbitrary. Any choice of parameters thus represents a trade-
off between the frequency at which pulses can be issued and the fault-tolerance properties of the system. The following 
condition provides conservative bounds for the parameters T−link, T
+
link, T
−
sleep , and T
+
sleep , as a function of the number of 
faults and the inaccuracy of the implementation’s local time measurements. We stress that, to ensure self-stabilization, the 
timers must be designed so that they expire within T+sleep and T
+
link time, respectively, even when started from an arbitrary
internal state.
Condition 2 (Timing constraints). For k ∈N, deﬁne
t(k)min := mini∈[W ]
(0,i) correct
{
t(k)0,i
}
and t(k)max := max
i∈[W ]
(0,i) correct
{
t(k)0,i
}
.
An execution of Algorithm 1 has pulse separation time S , if, for all k ∈N, it holds that t(k+1)min ≥ t(k)max + S . For a given number 
of Byzantine faults f in the grid with stable skew σ( f ), we deﬁne
T−link( f ) := σ( f )+ ε
T+link( f ) := ϑT−link( f )
T−sleep( f ) := 2T+link( f )+ 2d+
T+sleep( f ) := ϑT−sleep( f )
S( f ) := T−sleep( f )+ T+sleep( f )+ εL + f d+.
Here, ϑ ≥ 1 bounds the maximum clock drift, in the sense that t′ − t ≤ T ′ − T ≤ ϑ(t′ − t) for all real-times t′ ≥ t with clock 
readings T ′, T .
In this deﬁnition, the stable skew σ( f ) is meant to be a bound on the skew between any two correct neighboring nodes, 
assuming that the system has already “stabilized”, i.e., when the preconditions of Lemma 5 are satisﬁed for each pulse. This 
ﬂexibility allows to plug in either a conservative or a more optimistic skew bound σ( f ) into the stabilization analysis. Note 
that the constraints T−link( f ) ≥ σ( f ) + ε and S being suﬃciently large must be satisﬁed for any realistic σ( f ), since it is 
necessary to ensure that nodes do not “forget” a pulse before they are triggered and wake up on time for the next; recall 
that these assumptions were also implicit in the analysis in Section 3.1.
Before we can cast the algorithm’s self-stabilization properties into a theorem, we need to specify what it means for the 
HEX pulse propagation to have stabilized up to a certain layer.
Deﬁnition 5 (Stabilized pulse propagation). For an execution of Algorithm 1 on the HEX grid, we say that layer  ∈ [L + 1] is 
stable with skew at most σ in pulse k, if:
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• Node (, i), i ∈ W , is not sleeping at time t(k)min + d− , and it does not memorize any trigger messages from correct 
neighbors at this time;
• Layer  has skew at most σ in pulse k.
Assuming that all parameters are chosen in accordance with Condition 2 and σ( f ) is indeed a valid bound on the stable 
skew, we can now show that the system will recover from arbitrary initial states.
Theorem 2. Suppose that, given values f and σ( f ), an execution of Algorithm 1 satisﬁes the following prerequisites:
• There are at most f Byzantine faulty nodes satisfying Condition 1.
• The stable skew is at most σ( f ).
• The parameters T−link , T+link , T−sleep , and T+sleep in Algorithm 1 are chosen in accordance with Condition 2.
• The pulse separation time is larger than S( f ), as speciﬁed by Condition 2.
Then, each layer  ∈ [L + 1] is stable with skew at most σ( f ) in all pulses k > . Moreover, for each i ∈ W such that (, i) is correct 
and each pulse k > , there is a unique triggering time t(k)
,i of (, i) during [t(k)min + d−, t(k+1)min + d−).
Note that this, in particular, implies that all correct neighbors will satisfy the skew bound σ( f ) in all pulses k > L. In 
order to prove the theorem, we ﬁrst show a helper statement saying that if all layers up to layer  are stable in some pulse, 
they will satisfy the claim of the theorem in all subsequent pulses.
Lemma 6. Assume that the preconditions of Theorem 2 are satisﬁed and that all layers  ∈ [L + 1], ′ ∈ [ + 1], are stable with skew 
at most σ( f ) in pulse k ∈N. Then, these layers are also stable with skew at most σ( f ) in pulse k + 1, and for each correct node (, i), 
there is a unique triggering time t(k)
,i during [t(k)min + d−, t(k+1)min + d−).
Proof. Since we have that all layers ′ ∈ [ + 1] are stable, Lemma 5 shows that all nodes in these layers are triggered 
during [t(k)min + ′d−, t(k)max + (′ + f′ )d+]. For each node (′, i) in such a layer, let t(k)′,i be the minimal such triggering time 
(we still need to establish that there is only one). Since the stable skew is at most σ( f ), for any node (′, i) with 0 = ′ ≤ , 
the triangle inequality yields that its correct neighbors on layers ′ and ′ − 1 trigger within 2σ( f ) of each other. Hence, 
all trigger messages from correct neighbors are received within a time window of duration 2σ( f ) + ε. We have T−sleep( f ) >
2T−link( f ) > 2σ( f ) +ε, implying that nodes will not memorize any late pulse k trigger messages from correct neighbors after 
waking up. We thus conclude that, for each node (′, i), t(k)
′,i < t
(k+1)
min + ′d− is unique. With Tsleep := T+sleep( f ) + T−sleep( f ), 
our assumptions yield
t(k)max ≤ t(k+1)min − S( f ) < t(k+1)min − Tsleep − εL − f d+.
Hence, the upper bound on the pulse k triggering times of layer ′ nodes established in Lemma 5 leads to
t(k)
′,i ≤ t(k)max + (′ + f′)d+
< t(k+1)min − Tsleep − εL − f d+ + (′ + f′)d+
≤ t(k+1)min − Tsleep + ′d−. (9)
We thus observe that no node will be sleeping or have memorized any trigger messages from other correct nodes at time 
t(k+1)min + ′d− . Since we assumed that σ( f ) is a bound on the stable skew, the requirements of Deﬁnition 5 are met for pulse 
k + 1 and all layers ′ ∈ [ + 1], as claimed. 
With this lemma, the proof of Theorem 2 boils down to showing that if layer  is stable in pulse k, then layer  + 1 is 
stable in pulse k + 1.
Proof of Theorem 2. We prove the theorem by induction on , where the hypothesis is that the claims of the theorem are 
satisﬁed by all layers ′ ∈ [ + 1]. For  = 0, the statement is trivial. For the step from  to  + 1, repeated use of Lemma 6
reveals that it is suﬃcient to show that layer  + 1 is stable in pulse  + 2.
By the induction hypothesis and Lemma 5, no correct node in layer  sends trigger messages during [t(+1)max +
( + f )d+, t(+2)min + d−]. Using exactly the same derivation as for Eq. (9) in the proof of Lemma 6, we ﬁnd that any 
triggering message originating in a correct layer  node must have arrived at any correct layer  + 1 node before time 
t := t(+2)min − (T+sleep( f ) + T−sleep( f )) + ( + 1)d− . We will complete the proof by showing that this entails that correct nodes 
( + 1, i) will neither sleep nor memorize trigger messages from correct nodes at time t(+2) + ( + 1)d− .min
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correct nodes on the previous layer. By Algorithm 1, nodes will forget messages that arrived more than T+link( f ) time ago. 
Thus, the latest time when a correct node ( + 1, i) in layer  + 1 could be triggered due to a remembered message from 
some correct neighbor on layer  is smaller than t + T+link( f ).
Hence, consider the case that ( + 1, i) has a faulty neighbor on layer . W.l.o.g., assume that the faulty neighbor is 
node (, i + 1) (the other case is symmetric). By the above reasoning, ( + 1, i) can only be left-triggered at or after time 
t+T+link( f ), which in addition requires a memorized trigger message from ( +1, i). Thus, if neither ( +1, i) nor ( +1, i +1)
are triggered during [t − d+, t + T+link( f )), neither node can be triggered anymore: Condition 1 guarantees that both nodes 
have no other faulty neighbor than (, i + 1), and the above reasoning applies also to ( + 1, i).
Therefore, assume that one of them, say ( + 1, i + 1), is triggered at time t+1,i+1 ∈ [t − d+, t + T+link( f )). It will not 
wake up (and therefore not be triggered again) before time t+1,i+1 + T−sleep( f ). Node ( + 1, i) receives the trigger message 
from ( +1, i +1) by time t+1,i+1 +d+ and therefore either (a) forgets it by time t+1,i+1 + T+link( f ) +d+ or (b) is triggered 
during [t+1,i+1, t+1,i+1 + T+link( f ) + d+). If ( + 1, i) is triggered, its corresponding trigger message to ( + 1, i + 1) arrives 
by time t+1,i+1 + T+link( f ) + 2d+ ≤ t+1,i+1 + T−sleep( f ). This message thus arrives at ( + 1, i + 1) before it wakes up again. 
When ( + 1, i + 1) wakes up, it clears its memory and will not be re-triggered before ( + 1, i) is triggered again (or 
the next pulse arrives on layer ). But ( + 1, i) cannot be triggered again: If it was not triggered (Case (a)), it forgot any 
previous trigger messages, and if it was (Case (b)), it clears its memory upon waking up. Consequently, ( + 1, i + 1) cannot 
be triggered again either.
Overall, no node on layer  +1 is triggered after time t+1,i+1 + T+link( f ) ≤ t+2T+link( f ) +d+ or receives trigger messages 
from correct nodes after time t + 2T+link( f ) + 2d+ ≤ t + T−sleep( f ) (until time t(k+1)min + ( + 1)d−). Hence, all nodes are 
awake by time t + T−sleep( f ) + T+sleep( f ) > t + T−sleep( f ) + T+link( f ) and have forgotten all spurious messages. By the previous 
observations, this concludes the proof. 
4. Simulation experiments
As mentioned earlier, the analytic results obtained in the previous sections are limited to worst-case skews. Hence, we 
conducted extensive simulation experiments to complement them with representative statistical data. This data reveals the 
following major facts about HEX:
(1) Average skews considerably smaller than worst-case. The quite fancy scenarios required for establishing the worst-case 
skews in Theorem 1 already suggested that they are very unlikely to occur in practice. Indeed, we were not able to 
generate neighbor skews that came close to the worst case under uniformly and independently distributed link delays.
(2) Small, localized fault effects. As argued in Section 3.3, HEX should implicitly conﬁne the effects created by a faulty node 
to a small neighborhood. Our simulation results revealed that faults typically affect direct neighbors only, and become 
invisible after one additional hop. This is true even for clustered crash faults and multiple (separated) Byzantine faults.
(3) Stabilization times much smaller than guaranteed by theoretical analysis. The layer-wise stabilization used for bounding the 
worst-case stabilization time in Section 3.3 assumes an involved worst-case scenario on each layer, which appears to 
be very unlikely in practice. Simulations of the original version [33] of the HEX algorithm already revealed typical 
stabilization times that are much smaller than the predicted worst case. The link timeouts added in Algorithm 1 cause 
HEX to reliably stabilize within two clock pulses, even in scenarios with multiple faults.
Below, we present selected results supporting these claims. Since we argue about different executions of HEX in this section, 
for a set R of executions, we denote by t(k)
,i,ρ the time when (, i) forwards the k
th pulse in execution ρ ∈ R .
4.1. Simulation framework
Our simulation framework has been built around Mentor Graphics® ModelSim 10.1d, which allows accurate digital timing 
simulations of circuit designs speciﬁed in VHDL (Very High Speed Integrated Circuit Hardware Description Language). It is used 
to simulate an entire HEX grid, which consists of multiple instances of a VHDL implementation of Algorithm 1 embedded 
into a custom testbench. The latter has the following purposes:
(1) Set the grid size and instantiate the corresponding number of nodes as well as interconnecting wires.
(2) Provide the layer 0 clock sources (i.e., generate the clock pulse of node (0, i), i ∈ [W ]) at time t0,i,ρ in simulation run ρ , 
with some pre-selected skews. Clock sources for a single pulse and for multiple pulses per run are supported.
(3) Control the individual link delays during the simulation. Both random delays (uniform within [d−, d+]) and determinis-
tic delays are supported.
(4) Control fault injection during the simulation: links can be declared correct, Byzantine (choose output constant 0 resp. 1
corresponding to no resp. fast triggering), or fail-silent (output constant 0); declaring a node Byzantine or fail-silent is 
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equivalent to doing so for each of its outgoing links. The selection of faulty nodes and/or links can be done determinis-
tically or randomly in different simulation runs ρ , but remains ﬁxed for all pulses generated in a multi-pulse simulation 
run ρ .
In order to support a ﬂexible evaluation, a custom simulation control and evaluation infrastructure was developed in Haskell 
[34]. It enables to generate testbenches for different parameter settings (1)–(4), to execute the actual timing simulations, 
and to post-process the simulation results, which consist of the set of matrices of triggering times t(k)
,i,ρ obtained for each 
pulse k in a simulation run ρ .
The VHDL implementation of Algorithm 1 consists of a few fairly simple design entities only: An asynchronous state 
machine, a threshold gate, sleep and link timers driven by start/stoppable oscillators, and resettable memory ﬂags. The 
asynchronous state machine, shown in Fig. 7a, consists only of three states, which are visited cyclically: In the (initial) ready
state, it waits for the trigger condition in Algorithm 1 to become true. The state machine then proceeds to the ﬁring state, 
where it emits a pulse, and then moves into the sleeping state. One resettable memory ﬂag per incoming link is used to 
memorize the occurrence of a pulse from the respective neighbor. It is reset when the state machine takes the transition 
from the sleeping state to ready, or when the respective link timer generates a timeout. Fig. 7b provides the simple state 
machine for the memory ﬂag: Starting from the (initial) ready state, it waits for the reception of a trigger message, which 
results in a transition to the state memorize and the setting of the corresponding memory ﬂag. After the timeout T link , the 
memory ﬂag is reset and the state machine returns to the ready state.
The implementation of the above state machine is completely asynchronous and has been generated using the Petrify 
tool [35]; the designs of the timers, start/stoppable oscillators, and memory-ﬂags are based on the designs provided in [36]. 
The complete HEX node was synthesized with Synopsys® Design Compiler version C-2009.06-SP4, using the UMC 90 nm 
standard cell library [37]. Note that we had to augment this library by a custom Muller C-Gate [38] developed in the 
context of the DARTS project [30,39]. The detailed timing analysis of the HEX node implementation revealed an end-to-end 
switching delay, without wire delays, in the interval [0.161, 0.197] ns.
Although HEX is, by design, metastability-free in the absence of failures, we cannot rule out the possibility that faulty 
nodes cause metastable upsets [40] of state-holding devices such as memory ﬂags. However, as laid out in more detail in 
[36], the probability that a faulty node produces a signal transition within the picosecond-range window of vulnerability is 
extremely small and can be further decreased by means of synchronizers [11] or elastic pipelines [38]. In our simulations, 
we may hence safely exclude metastability-inducing behavior.
Using our testbed, we conducted the following types of simulation experiments:
(A) Statistical evaluation of the neighbor skews. These experiments require simulation runs involving only a single pulse 
propagating through the HEX grid. The primary quantities of interest in simulation run ρ are:
• the (absolute) skews |t,i,ρ − t,i−1,ρ | between neighbors (, i) and (, i − 1) in the same layer ,
• the (signed) skews t,i,ρ − t−1,i,ρ and t,i,ρ − t−1,i+1,ρ of every node (, i),  > 0, relative to its direct layer  − 1
neighbors ( − 1, i) resp. ( − 1, i + 1).
We remark that the former is deﬁned in terms of the absolute values due to the symmetry of the topology (and thus 
skews) within a layer, whereas the latter respects the sign and thus correctly captures the non-zero bias (of at least d−) in 
the inter-layer neighbor skew.
D. Dolev et al. / Journal of Computer and System Sciences 82 (2016) 929–956 945Fig. 8. Pulse wave propagation with layer 0 skews of 0.
For op ∈ {avg, q95, max}, we deﬁne the average, 95%-quantile, and maximum (absolute)
• layer  intra-layer skew in run ρ: σ op,ρ := opi∈[W ]{|t,i,ρ − t,i+1,ρ |};
• intra-layer skew in run ρ: σ opρ := opi∈[W ],∈[L+1]\{0}{|t,i,ρ − t,i+1,ρ |};
• intra-layer skew in simulation set R: σ op := opi∈[W ],∈[L+1]\{0},ρ∈R{|t,i,ρ − t,i+1,ρ |}.
With T,i,ρ := {t,i,ρ − t−1,i,ρ, t,i,ρ − t−1,i+1,ρ}, for op ∈ {min, q5, avg, q95, max} we deﬁne the minimal, 5%-quantile, aver-
age, 95%-quantile, and maximum (signed)
• inter-layer skew between layer  and  − 1 in run ρ: σˆ op,ρ := opi∈[W ] T,i,ρ ;
• inter-layer skew in run ρ: σˆ opρ := opi∈[W ],∈[L+1]\{0} T,i,ρ ;
• inter-layer skew in simulation set R: σˆ op := opi∈[W ],∈[L+1]\{0},ρ∈R T,i,ρ .
(B) Statistical evaluation of the stabilization time. These experiments require multiple pulses. Essentially, the system is 
started, with every node in an arbitrary state, and then attempts to forward a sequence of pulses generated at layer 0
(with bounded skew and a certain separation time). Using post-processing of the recorded triggering times, we compute 
the stabilization time as the number of pulses needed for the intra- and inter-layer skews to persistently fall below a 
layer-dependent threshold.
Both types of experiments were performed with and without faulty nodes of different types. Note that the triggering 
times of faulty nodes are of course not considered when computing the inter- and intra-layer skews.
4.2. Simulation results: fault-free case
We conducted a suite of simulations that complement the analytic intra- and inter-layer worst-case skew bounds given 
in Theorem 1 by statistical data. First, Fig. 8 resp. Fig. 9 show a 3D plot of a typical pulse propagation wave in a fault-free 
grid with L = 50 and W = 20, end-to-end delays in [7.161, 8.197] ns (ε = 1.036 ns), and layer 0 skews all 0 resp. ramping 
up/down by d+ . The end-to-end delays result from combining the assumed wire and routing delays with the switching 
delay bounds. The latter were determined by the ModelSim timing analysis of the HEX node to lie within [0.161, 0.197] ns. 
For the wire and routing delays, we more or less arbitrarily assumed a value within [7, 8] ns. Since the absolute values do 
not really matter for our simulations, our choice just reﬂects the facts that (i) communication delays dominate switching 
delays and (ii) that the delay uncertainty ε is not too large compared to d− in modern hardware devices. Throughout this 
section, we hence assume delay values that are uniformly distributed within [d−, d+] = [7.162, 8.197] ns. The grid (sliced 
between width W − 1 and 0 ≡ W for readability, and truncated to the ﬁrst 30 layers) lies in the ( ∈ [L + 1], i ∈ [W ])
plane and the z-dimension shows the triggering time t,i of the corresponding node (, i). To further improve readability, 
we connected all points (, i, t,i) and (, i + 1, t,i+1), i ∈ {0, . . . , W − 2}. It is apparent that the wave propagates evenly 
throughout the grid, nicely smoothing out the initial skew differences.
Table 1 shows average 
(
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)
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)
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)
intra-layer and minimal 
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)
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σˆ q5
)
, average 
(
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)
, 95%-quantile 
(
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)
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)
inter-layer skews, respectively, in the absence of faulty 
nodes and taken over all nodes and 250 simulation runs, in the setting described above.
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Table 1
Intra- and inter-layer skews σ op and σˆ op (in [ns]) in 250 simulation runs on a 50 × 20 grid.
Scenario initial layer 0 skew intra-layer inter-layer
avg q95 max min q5 avg q95 max
(i) 0 0.395 1.000 3.098 7.164 7.356 7.937 8.626 11.030
(ii) random in [0,d−] 0.462 1.226 6.888 7.164 7.350 7.988 8.795 15.199
(iii) random in [0,d+] 0.473 1.260 7.786 7.164 7.349 7.997 8.814 16.219
(iv) ramp d+ 1.860 7.639 8.191 0.357 7.262 8.642 14.834 16.390
Fig. 10. Cumulated skew histograms, from 250 simulation runs in scenario (i).
Four different choices for the layer 0 skews between neighbors were used: The triggering times of the layer 0 nodes 
t0,i are (i) all 0 (resulting in σ0 = 0 and skew potential 	0 = 0), (ii) uniformly in [0, d−] (i.e., σ0 ≈ d− and 	0 = 0), 
(iii) uniformly in [0, d+] (i.e., σ0 ≈ d+ and 	0 ≈ ε), and (iv) ramping-up/down by d+: t0,i+1 = t0,i + d+ for 0 ≤ i < W /2
and t0,i+1 = t0,i − d+ for W /2 ≤ i < W − 1, i.e., σ0 = d+ and 	0 ≈ W ε/2 = 10.36. Note that (iii) resp. (iv) reasonably 
model the average case and worst-case input provided by a layer 0 clock generation scheme with neighbor skew bound d+ , 
respectively.
Inspecting Table 1 reveals that not a single instance in the collected data showed a skew σmax > d+ = 8.197 ns resp. 
σˆmax > 2d+ = 16.394 ns. In scenarios (i) to (iii), σˆmin ≈ d− , i.e., all nodes were always triggered by their lower neighbors 
(obviously, this latter property is violated in scenario (iv) due to the excessive initial skews). A comparison with the worst-
case results of Theorem 1, which bound σmax ≤ 21.63 ns and [σˆmin, σˆmax] ⊆ [−14.47, 29.83] ns for scenarios (i) and (ii), 
reveals a much better typical skew in every scenario.
The histograms of the skew distributions in scenario (i) are shown in Fig. 10; scenarios (ii) and (iii) look similar. One 
observes a sharp concentration with an exponential tail. Only in scenario (iv), as already indicated by the large values of 
q95 in Table 1, there is a visible cluster near the end of the tail that is again caused by the large initial skews, see Fig. 11.
Given the considerable differences between the minimum (σˆmin) and maximum (σˆmax) inter-layer skew in Table 1, in 
conjunction with its non-zero bias, the question of layer-dependence arises. Fig. 12 provides σˆmin , σˆ
avg
 and σˆ
max
 , along 
with their standard deviations, over the layers  ∈ [30] \ {0} in case of scenario (iii) resp. (iv). The diagrams reveal that the 
fairly discrepant skews observed in lower layers start to smooth out after layer W − 2, in accordance with Lemma 3, which 
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Fig. 12. Visualization of the inter-layer skews in scenario (iii) and (iv), truncated to 30 layers. Averages and standard deviations over 250 simulation runs 
are plotted on a per-layer basis, to avoid clutter the standard deviation was dropped if it was below 0.1. The top data series ( ) shows σˆmax , the middle 
( ) σˆ avg , and the lower ( ) σˆ
min
 . Note that the reduction of the maximal skew after layer W − 2 in the scenario (iv) is in accordance with the vanishing 
initial skew dependence predicted by Lemma 3.
Table 2
Intra- and inter-layer skews σ op and σˆ op (in [ns]) in 250 simulation runs on a 50 × 20 grid with a Byzantine node.
Scenario initial layer 0 skews intra-layer inter-layer
avg q95 max min q5 avg q95 max
(i) 0 0.539 1.335 10.385 5.575 7.352 8.007 8.760 17.548
(ii) random in [0,d−] 0.607 1.717 10.123 4.205 7.343 8.058 9.003 20.027
(iii) random in [0,d+] 0.618 1.787 10.363 3.515 7.343 8.067 9.033 20.717
(iv) ramp d+ 1.973 7.660 34.590 −19.695 7.260 8.690 14.866 24.305
shows that the behavior observed in Fig. 9 is very typical. To avoid cluttering the diagrams, we omitted σˆ q5 and σˆ
q95
 , which 
are close to σˆmin resp. σˆ
max
 .
4.3. Simulation results: failures
Next, we back up the results of our analysis in Section 3.3: We consider f uniformly placed failures under the constraint 
that Condition 1 holds. In each run, each Byzantine node randomly selects its behavior on each outgoing link as either 
constant 0 (fail-silent) or constant 1. A typical pulse with a single faulty node (1, 19), marked as a red dot, is shown in 
Fig. 13; Fig. 14 depicts a sample scenario with 5 Byzantine faulty nodes.
In Table 2, we list the statistical results for f = 1. One observes that the behavior for scenarios (i) to (iii) is very similar, 
hence we will showcase the main points by examining scenario (iii) and (iv) more closely.
In Figs. 15a resp. 15c, we show box-plots of minimum, 5%-quantile, average, 95%-quantile, and maximum intra- resp. 
inter-layer skews from 250 runs with f ∈ [6] faults for scenario (iii).9 A comparison of values f > 0 with f = 0 reveals 
that skews increase moderately. In particular, the skews increase substantially slower than the derived worst-case bound of 
roughly 5 f d+ . Furthermore, Figs. 15b and 15d show the same data, except that, in addition to the faulty nodes themselves, 
9 Note that for the absolute values of the intra-layer skew, the minimal and 5%-quantile values are close to zero and, thus, of little relevance.
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Fig. 14. Pulse propagation for scenario (iv), with ﬁve Byzantine nodes (marked as the red dots).
also their outgoing 1-hop neighbors are discarded from the data set (h = 1). Here, a comparison of the case f = 0 and any 
f > 0 reveals that all fault effects have essentially disappeared or are mitigated notably, which conﬁrms that HEX exhibits 
strong fault-locality. Concerning fail-silent nodes, all results are qualitatively similar, albeit with smaller skews.
Fig. 16 gives the same plots for scenario (iv). Apart from the expected increase in skews, we observe two points worth 
mentioning. First, a single fault essentially causes the “worst-case” skew. This demonstrates that, as already indicated by 
scenario (iii), skew effects of multiple faults do not accumulate, or do so in a very limited way. Second, the maximal 
intra-layer skews typically exceed the inter-layer skews. An explanation for this behavior is provided in Fig. 17: Intuitively, 
for “ramped” triggering times generated at layer 0, the pulse propagates “diagonally” (cf. Fig. 9) instead of “vertically” 
(= layer by layer). This limits the power of the HEX grid to mitigate Byzantine behavior, as it is implicitly optimized for 
propagating pulse waves vertically.
4.4. Simulation results: self-stabilization
We now present the results of the multi-pulse simulations conducted for evaluating stabilization time statistics. The 
same scenarios as in our single-pulse experiments were used here. For the timeouts and the pulse separation time S , we 
used nominal values that are compatible with the (scenario-dependent) maximum skew observed for f ∈ [6] Byzantine or 
fail-silent nodes. These skews where determined via the previous simulations, plus a slack of d+ accounting for the fact 
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removed.
that we work with a statistical sample showing an exponential tail. Timeouts and pulse separation times were computed 
according to (a modiﬁed10 version of) Condition 2, assuming ϑ = 1.05. The results are shown in Table 3.
For each scenario, fault-number, and fault-type, we executed 250 simulation runs. For each run, f faulty nodes were 
placed uniformly at random under the constraint that Condition 1 held. Then, starting with all non-faulty nodes in ran-
dom initial states, 10 consecutive pulses were generated, where placement and behavior of faulty nodes remained ﬁxed 
during an individual run. For each run ρ , the ﬁring times t(k)
,i,ρ of all pulses 1 ≤ k ≤ 10 were recorded; thanks to the large 
pulse separation times, unambiguously assigning a corresponding pulse number to a triggering time (after initial spurious 
triggering events ceased) was easy.
Due to the fact that our simulations only cover the ﬁrst 10 pulses, it could occur that some runs do not stabilize (yet). 
Even worse, we cannot rule out the possibility that a run which seems stable violates the skew bounds in some later pulse. 
However, our actual experiments showed that non-stabilizing runs occur only in scenarios in which the a priori chosen 
skew bound σ( f , ) was smaller than the maximal skews reported in Table 2, i.e., where σ( f , ) was too small. We are 
hence conﬁdent that our stabilization time estimates can be considered representative for realistic skew bounds.
Our stabilization time estimate for each run is computed (off-line) as the minimal pulse k with the property that the 
maximal layer  intra- resp. inter-layer skew, for every layer  ∈ [L + 1], is below the a priori chosen skew bound σˆ ( f , )
resp. σ( f , ). As the former directly depends on the latter (cf. Theorem 1), we used 4 different choices C ∈ {0, 1, 2, 3} for 
the skew bound, obtained by setting σ( f , ) = (4 − C)d+ for C ∈ {1, 2, 3} resp. the very conservative skew bounds resulting 
from Lemma 5 for C = 0.
Fig. 18a resp. Fig. 19a shows both the average and the average + standard deviation of the stabilization times for 
scenario (iii) resp. (iv) for Byzantine faults. Similarly, Fig. 18b resp. Fig. 19b shows scenario (iii) resp. (iv) in case of fail-silent 
faults. By and large, unless C is chosen aggressively large, resulting in too small σ( f , ), HEX usually stabilizes after the 
very ﬁrst pulse. For large C , the average stabilization time estimates go up moderately. Given that the number of simulation 
runs that did not stabilize within 10 pulses was low (< 25% even in the most unfavorable scenario), however, we can safely 
infer that the typical stabilization time of HEX is indeed much lower than the worst-case stabilization time bound L + 1
10 Condition 2 does not take into account that triggering signals in our HEX implementation have non-zero duration, resulting in slightly increased values.
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Fig. 17. A single Byzantine node in scenario (iv) maximizes the skew between its upper neighbors. All delays are assumed to be d+ and the triggering 
times of the nodes in the smallest layer are increasing from left to right, by d+ per hop. Hence, in the absence of faults, all nodes on the diagonals in the 
left-up direction would be triggered at identical times. The marked causal paths originating at the same node illustrate that the generated skew is 5d+; 
the inter-layer skew is smaller by d+ .
Table 3
Assumed stable skews σ and corresponding timeout values (in [ns]) used in stabilization experi-
ments.
Scenario initial layer 0 skews σ T−link T
+
link T
−
sleep T
+
sleep S
(i) 0 28.48 31.98 33.58 83.56 87.74 264.08
(ii) random in [0,d−] 31.16 34.66 36.39 89.18 93.64 275.60
(iii) random in [0,d+] 31.75 35.25 37.01 90.42 94.94 278.14
(iv) ramp d+ 40.64 44.14 46.34 109.08 114.53 316.40
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scenario (iii) in 250 multi-pulse simulations. For each number f of faulty nodes, C ∈ {0, . . . , 3} encodes the (decreasing) choice of σ( f , ).
Fig. 19. Plot of the average ( ), the average + standard deviation ( ) of the estimated stabilization time and the number of stabilized runs ( ), under 
scenario (iv) in 250 multi-pulse simulations. For each number f of faulty nodes, C ∈ {0, . . . , 3} encodes the (decreasing) choice of σ( f , ).
established in Theorem 2. The results verify that the already good self-stabilization properties of the original HEX algorithm 
reported in [32] are further improved by the additional link timeouts.
Finally, we also computed the stabilization time estimates for the very same scenarios after also discarding the single-hop 
outgoing neighbors of faulty nodes (h = 1). In this case, HEX turned out to stabilize after the very ﬁrst pulse in every run. 
This again conﬁrms the strong fault locality property claimed for the HEX grid.
5. Discussion
Stabilization time and pulse separation time The bound on S given by Condition 2 and Theorem 2 is not a large factor from 
being optimal: The stable skew σ , which clearly is a lower bound on S , is at least roughly 2d+ . Our values of S are at most 
roughly 10 times larger; by rule of thumb, we estimate that S cannot be reduced by more than roughly factor 2. Given that 
the used values of S guarantee stabilization within less than a microsecond, we consider increasing the (effective) frequency 
at which the system can be run the most important issue related to the pulse separation time: given that S > 100 ns, 
a naïve use of HEX as a clocking system results in fairly low operational frequencies. There are several remedies to increase 
the frequency of the resulting clocks, however.
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chosen so that the required time span for them is less than the minimal pulse separation time at correct nodes (min).
First, one can try to decrease d+ , ε, and other parameters that affect skews and delays by engineering efforts. The 
amazing improvements that clock tree engineering achieved over the decades serve to demonstrate that there is great 
potential for improving HEX via this approach. Second, one may use frequency multiplication to derive faster clocks from 
less frequent HEX pulses. Last but not least, one can seek to improve HEX from an algorithmic point of view. We now brieﬂy 
discuss the latter two options.
Frequency multiplication In [32], we presented a scheme that synchronizes local high-frequency start/stop-pable oscillators 
to the HEX pulses. Each node’s oscillator generates a high-frequency fast clock signal for less than the minimum pulse sepa-
ration time min, which has to be less than the pulse separation time t
(k+1)
,i − t(k),i , for every node (, i) and every pulse k. 
Having the high-frequency oscillators generate pulses only in this restricted time window ensures a metastability-free restart 
of the oscillator with the next pulse (cf. Fig. 20). Note that the pulse separation time may vary with each pulse at node (, i), 
as it depends on S , the node’s position in the HEX grid, the delay uncertainties from layer 0 to L, the initial layer 0 skews 
etc. It is of course beneﬁcial in terms of achieving a stable amortized frequency of the fast clocks if min is large compared 
to the variability of the pulse separation times.
On the other hand, the achievable worst-case skew of the fast clock between neighbors turned out to be equal to the HEX 
clock skew plus an additive term of roughly min, where  = ϑ −1 is the relative drift of the oscillators. This deterioration 
of the achievable skew prohibits to make min arbitrarily large. Since ϑ < 1.05 for practical oscillators, however, the skew 
of the HEX pulses will usually dominate the overall skew.
In any case, the performance of the frequency multiplication depends strongly on the engineering parameters d+ , ϑ and 
ε as well as on 	0. Suﬃciently good parameters, in combination with stable low frequency pulses generated by HEX, are 
hence a prerequisite for achieving stable fast clocks with a small neighbor skew.
Decreasing skews further In the fault-free case, we observed intra-layer skews of roughly d+ . The inter-layer skews, on the 
other hand, have a higher bound but have a bias of s ≈ d+ . Whereas one can compensate this bias by subtracting s at 
the application-level, as discussed in [32], which reduces the skew appropriately, this cannot mitigate the increase of the 
skew by a factor 2 or more even in the presence of few faults (cp. Fig. 15): The reason is that the HEX nodes rely on their 
neighbors in the same layer to “help out” if one of their neighbors in the previous layer is faulty. This incurs an additional 
signal delay and therefore a substantial increase of the skew. This problem would be mitigated, if not eliminated entirely, 
via augmenting the HEX topology by connecting each node to additional in-neighbors from the previous layer. This would, 
through clock multiplication, allow to increase the effective system frequency and also reduce the stabilization time.
Embedding The presented topology can be embedded into a VLSI circuit using two interconnect layers: One simply 
“squeezes” the cylindric shape of the HEX grid ﬂat. However, this simplistic solution has two substantial drawbacks. First, 
the now physically close nodes from opposite “sides” of the original cylinder are distant in the grid and therefore may suffer 
from larger skews. This might entail that actually half of the nodes cannot be used for clocking. Second, it might be diﬃcult 
to synchronize the nodes at layer 0 due to physical distance.
As a remedy, a slightly modiﬁed topology that arranges the nodes of each layer in a circular pattern could be used. To 
avoid large variations in link lengths, “doubling layers” responsible for “duplicating” the nodes of a standard layer to quickly 
increase the number of nodes are used; see Fig. 21 for an illustration. The resulting topology can be easily embedded into 
two interconnection layers with little distortion. The analysis from Section 3 provides strong evidence that the resulting 
skews would not be worse (if not better); conducting the detailed analysis of such variants of HEX is a topic of future 
research, however.
6. Conclusions
We proposed a candidate for a scalable and fault-tolerant alternative for clock distribution in VLSI circuits, multi-core 
processors, and other hardware devices. Our approach supports multiple synchronized clock sources and is self-stabilizing 
even in the presence of a large number of non-clustered Byzantine failures of both clock sources and HEX nodes. Theoret-
ical worst-case analysis and elaborate simulation experiments have been used to show that HEX guarantees a small skew 
between neighbors in the grid.
Part of our current/future work on HEX is to explore the properties of alternative topologies, which may be chosen to 
improve clock skews and/or resilience. Moreover, we are working on self-stabilizing Byzantine fault-tolerant higher-level 
services that may beneﬁt from the enticing properties of HEX.
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Appendix A. Skew analysis with one fault
Recall that the various cases encountered in our analysis (i.e., mainly in Lemma 4) are always tackled by the following 
generic pattern:
• Consider a causal path (typically a left zig-zag path) leading to a node (, i) on some layer  (“fast node”), which is 
supposed to be triggered much earlier than its neighbor (, i + 1) on the same layer (“slow node”).
• Derive a lower bound on the triggering time of the fast node in relation to the triggering times of the nodes on the 
causal path, from the length of the path and the fact that delays are at least d− .
• Derive an upper bound on the triggering time of the slow node, from the bounds on the triggering times of the nodes 
on the causal path, the fact that delays are at most d+ , and bounds on the skew in some previous layers.
Consequently, there are essentially two options for a faulty node to increase skews between neighbors: (i) “shortcut” a 
causal path to the fast node and (ii) refrain from triggering nodes to inhibit the propagation of the pulse to the slow node. 
In this section, we will discuss how to handle these possibilities for all steps of our analysis, in the case of a single fault. 
We will see that the bounds are affected by at most O(d+), no matter where the fault is located and how it behaves.
We will follow the general structure of the proof of Lemma 4 in terms of the discussed cases, where we also generalize 
Lemma 2 once it is needed. It is straightforward to see that similar arguments apply to Lemma 3 and Corollary 1, so we 
will omit these from the discussion.
Case 1 V-shaped skews (Fig. 4a): tλ,i+1 ≤ tλ,i + d+ for some maximal λ ≥ λ0
Case 1 implicitly uses a simple causal path construction, which we now need to make explicit. Since the case considers 
columns i and i + 1 only, we distinguish two subcases in which we need to modify the approach.
Case 1a: The faulty node is (′, i + 1) for some ′ ∈ {λ0, λ0 + 1, . . . ,  − 1} We backtrace the “rightmost” causal (not necessarily 
zig-zag) path ending in (, i), i.e., if the current source of the path is right-triggered, the incoming link from the right 
neighbor is added; if it is centrally triggered, the link from the lower right neighbor; otherwise, the one from the lower left 
neighbor. Several possibilities exist:
(1) We reach column i + 1 in a layer λ > ′ . In this case, either tλ,i+1 ≤ tλ,i + d+ (if ((λ, i + 1), (λ, i)) is in the causal path) 
or tλ+1,i+1 ≤ tλ+1,i +d+ (if ((λ, i +1), (λ +1, i)) is in the causal path). We can hence proceed exactly as in the fault-free 
setting in Case 1 of Lemma 4.
(2) The causal path reaches the faulty node, i.e., we would add one of the links ((′, i + 1), (′ + 1, i)) or ((′, i + 1), (′, i)). 
In the ﬁrst case, (′ +1, i) must have been centrally triggered. We add the link ((′, i), (′ +1, i)) instead and resume the 
construction. In the second case, (′, i) must have been right-triggered. We add the link ((′ − 1, i + 1), (′, i)) instead 
and resume the construction, which will eventually terminates in one of the following two ways:
(2a) We reach column i + 3 at some layer λ ≥ λ0 (see Fig. A.22a for an example).
(2b) We reach layer λ0 − 1 before we reach column i + 4.
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and a longest possible causal path to (, i + 1). In both cases, we assume that the Byzantine node would be part of the regular causal path construction 
to (, i), indicated by the respective edges. The remaining non-dotted edges guarantee that the nodes on the long path to (, i + 1) will be triggered in a 
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Because of (2), we can be sure that the faulty node is not on the constructed path. For actually bounding the triggering 
time of the fast node (, i), we conservatively assume for simplicity11 that all delays on the causal path are exactly d− and 
the nodes are triggered when receiving the message from their predecessor.
Regarding (2a), we know that the causal path to (, i) originates in some layer λ ≥ λ0. By the same induction as used 
in Lemma 2, one can show that every node on the kth left-diagonal on or to the right of the causal path has a triggering 
time that is at most kd+ more than the maximal triggering time of any node on the causal path on diagonal 0. In fact, 
since the causal path is not necessarily a triangular left zig-zag path here (see Fig. A.22a), the induction itself works only 
for nodes on or to the right of the causal path which are also above horizontal segments of the causal path. However, the 
direct proof that establishes the induction basis also shows that the assertion trivially holds for nodes on these horizontal 
segments also.
For the, in terms of the lower bound on t,i , worst-case causal path, which goes from (λ, i +3) via (λ, i +1) and (λ +1, i)
to (′, i), the induction starts at the left-diagonal (λ, i + 1) to (λ + 1, i) with maximal triggering time tλ+1,i . Observe that 
node (′, i +3) is ′ −λ +2 diagonals from, e.g., node (λ, i +1). It hence follows that all correct nodes in columns i +1, i +2, 
and i + 3 in layers λ to ′ that are on or to the right of the causal path—in particular, nodes (′, i + 2) resp. (′, i + 3)—will 
be triggered by time tλ+1,i + (′ − λ + 1)d+ resp. tλ+1,i + (′ − λ + 2)d+ . Consequently, (′ + 1, i + 1) will be triggered by 
time tλ+1,i + (′ −λ +4)d+ , and it follows that t,i+1 ≤ tλ+1,i + ( −λ +3)d+ . Since we have that t,i = tλ+1,i + ( −λ −1)d− , 
comparison with Case 1 of Lemma 4 reveals that the resulting skew is O (d+) larger, so this case is covered.
To deal with (2b), we can argue similarly, provided that, for some layer λ ≥ λ0, nodes (λ, i + 1), (λ, i + 2), and (λ, i + 3)
are triggered before or shortly after (λ, i), i.e., that tλ,i+k ≤ tλ,i+k−1 + d+ for 1 ≤ k ≤ 3. If this holds true, we are essentially 
in Case 1 of Lemma 4, except that the causal path leading to (, i) resp. to (, i + 1) need not start at (λ, i) resp. (λ, i + 1)
but rather at (λ, i + k − 1) resp. (λ, i + k) for some 1 ≤ k ≤ 3. Note that this shift results from the need to avoid the faulty 
node in the causal path construction; as in (2a), it changes the resulting skew by at most O (d+).
Still, there is also the possibility that there is no λ ≥ λ0 where tλ,i+k ≤ tλ,i+k−1 + d+ for 1 ≤ k ≤ 3 holds. We will deal 
with these cases (which correspond to Case 2 and 3 in Lemma 4) below.
Case 1b: The faulty node is (′, i) for some ′ ∈ {λ0, λ0 + 1, . . . ,  − 1} In this event, we use essentially the same approach as 
for Case 1a, except that we shift it one column to the left: Now the construction of the causal path might encounter a 
left-triggered node whose lower-left neighbor is the faulty node, forcing the construction to evade to column i − 1; in turn, 
column i + 3 is not needed any more to circumvent the faulty node when deriving an upper bound on t,i+1. See Fig. A.22b
for an example.
Case 2 Non-V-shaped skews, non-triangular (Fig. 4c): Case 1 does not apply and pi+1→(,i)left starts at some node (0, j0), for j0 = i + 1
If the above Subcase (2b) of Case 1a does not apply, the causal path to the fast node (, i) can be constructed inde-
pendently of the causal path to the slow node (, i + 1): For every λ ∈ {λ0, . . . , }, there are neighbors (usually (λ, i) and 
(λ, i + 1), except for the possible column shift needed for circumventing the faulty node) with a difference in triggering 
times of more than d+ .
11 Note that increasing the difference in triggering times between neighboring nodes on a segment of the causal path that is also part of the other causal 
path leading to the triggering of the slow node (, i + 1) relaxes the upper bound on t,i+1 no more than it strengthens the lower bound on t,i .
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be too close to the right boundary of the triangle to be bypassed from the right, as in this case the boundary would be pushed to the right (by one or two 
columns).
When constructing the left zig-zag path ending at (, i), the faulty node may be approached either via some correct 
node’s left link or lower-right link: In the former case, we evade via the other causal link to the lower-left neighbor. If we 
would reach the faulty node via the lower-right link, we ﬁrst backtrack/go one hop to the right before we go down-right 
and ﬁnally down-left (see Fig. 6). Clearly, this makes the causal path shorter and thereby decrease the triggering time bound 
for the fast node by at most O(d−). The latter is of course only possible if the faulty node is in a column smaller than i.
If the faulty node is in column i or i + 1, however, which led to the index shift by k ∈ {1, 2, 3} mentioned in (2a) above, 
we need to construct pi+2→(,i)left or p
i+3→(,i)
left instead of p
i+1→(,i)
left . In these left zig-zag paths, we can pass around the faulty 
node to the right. Note that this may actually increase the fast node’s triggering time bound by O(d−), albeit the resulting 
decrease of the skew bound is by far outweight by the simultaneous increase O(d+) of the triggering time of the slow node 
(which is caused by circumventing the faulty node in the causal path to (, i + 1), as also discussed in (2a) above).
The same is true if the faulty node lies in the triangular region with corners (0, i + 1), (0, i + 1 + λ0), and (λ0, i + 1)
used in Case 2 (Fig. 4c), see Fig. 6. In fact, even a fail-silent node could not prevent that (λ0, i + 1) is triggered quickly here: 
By adding a few nodes, if necessary, and arguing that the faulty node can be bypassed by right- or left-triggering, at most 
O(d+) time is lost. This ﬁnally covers Case 2 of Lemma 4.
Case 3 Non-V-shaped skews, triangular (Fig. 4b): Neither Case 1 nor Case 2 apply
The reasoning for circumventing the faulty node in the construction of the (now triangular) left zig-zag path in Case 3 of 
Lemma 4 is the same as for Case 2 above. For computing the triggering time of the fast node, though, we also need to adapt 
Lemma 2 to cope with a faulty node within the part of the triangle with corners (′, i + 1), (λ0, i + 1 − ′), and (λ0, i + 1) in 
Fig. 4b that is to the right of pi+1→(,i)left . Note that the latter possibly needed to evade the faulty node as well, see Fig. A.23a.
Recall that the proof of Lemma 2 proceeds by induction over the left-diagonals of the triangle. As already argued in (2a), 
the modiﬁed shape of the zig-zag path does not invalidate the statement of the lemma. Moreover, if the faulty node has 
column index smaller than i, its right and upper right neighbors will be centrally and right-triggered, respectively, at most 
O(d+) later (if they are not triggered otherwise earlier) than indicated by the bounds derived in the original Lemma 2. 
Examples of the two basic cases that may occur here are shown in Fig. A.23. This covers all possibilities for Case 3 of 
Lemma 4, except the ones where the faulty node has column index i or i + 1. In this event, as already argued before, we 
fall back to considering pi+2→(,i)left or p
i+3→(,i)
left , which again allows the causal path leading to the slow node to pass the 
faulty node on its right.
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Glossary
[L]: denotes the set {0, . . . , L − 1}.
d− : is the minimal time a trigger message is delayed between being sent on one and received at another node.
d+ : is the maximal time a trigger message is delayed between being sent on one and received at another node.
	: is the skew potential of layer , and is deﬁned as 	 :=maxi, j∈[W ]{t,i − t, j − |i − j|Wd−}.
ε: is the maximal difference of the end-to-end delays, i.e., d+ − d− .
L: is the number of layers the grid has, which determine the height of the grid.
λ0: deﬁnes the last layer were a path originating in some layer 0 node may deliver the trigger message not later than the fastest path originating in the 
same node but ending at layer .
(, i): is the node located in layer  at column i.
pi
′→(,i)
left : is a left zig-zag path. The path is composed of rightward and up-left links with the node (, i) as destination. The origin is either a node (0, j)
or (′, i′). In the latter case, a left zig-zag path is called a triangular path.
S: is pulse separation time, i.e., the minimal time between the generation to consecutive pulses k and k + 1 at layer 0.
σˆ: is the inter-layer skew of layer  > 0, i.e., the skew between neighboring nodes in different layers. σˆ := maxi∈[W ]{t,i − t−1,i , t,i − t−1,i+1}.
σ: is the intra-layer skew of layer , i.e., the skew between neighboring nodes in the same layer. σ :=maxi∈[W ]{|t,i − t,i+1|}.
W : is the number of columns the grid has, which determine the width of the grid.
σ( f ): is meant to be a bound on the skew between any two correct neighboring nodes, assuming that the system has already “stabilized” and f faults 
remaining.
t(k)
,i : is the triggering time of node (, i). It denotes the time when the node forwards the k
th pulse of the grid.
T−link : is the shortest time a received trigger message must be memorized.
T+link : is the longest time a received trigger message can be memorized.
T−sleep: is the shortest time a node must be sleep after being triggered.
T+sleep: is the longest time a node can be asleep after being triggered.
